The AmG©lie project


Posted on Feb 6, 2014

However since the ROM is mapped in at &F000, this in binary is %1111 0000 0000 0000; or in other words when accessing the ROM, A12, A13, A14, and A15 will always be high. Thus, the I/O device selections will always be active at the same time as the ROM selection. Aaargh! The solution is pretty simple and would require only one more bit of logic to implement.


The AmG©lie project
Click here to download the full size of the above Circuit.

But, it needs NOT so this would be another logic gate. I know I can do the entire memory decode with three logic ICs (anything else is just messy).




Leave Comment

characters left:

Related Circuits

  • New Circuits

    .

     


    Popular Circuits

    wireless digital code lock with a status display
    heroine clock
    Simple lie detector circuit design electronic project
    Courtesy Light Extender
    Netduino Building the Circuit on a Breadboard
    A Low-Frequency Crystal Controlled Oscillator
    Capacitive load drive circuit diagram of the MAX4100 4101
    DC panel battery uninterrupted power supply switching circuit
    Vanda F9500 servo power



    Top