Dual 8051S Execute In Lock-Step


Posted on Sep 17, 2012

This hardware-software combination deletes clocks from the slave until both /iPs synchronize. The firmware


Dual 8051S Execute In Lock-Step
Click here to download the full size of the above Circuit.

loop causes each to generate a WR signal once per loop. The circuit exclusive-ORs the two WR signals to produce a miss-compare pulse. The miss-compare pulse latches into the two JK flip-flops via outputs LOCKSTP1 and LOCKSTP2. A high on these signals indicates that the /tPs are in lock-step, causing both juPs" programs" execution to exit the firmware loop. If you use discrete components, you"ll probably want to use the Q output of the JK flip-flop and delete the circuit"s inverters. The listing uses the /iPs" ports 1 and 3. You cannot use a memory-mapped location for the lock-step-detect clear (K input) because this scheme would generate additional WR signals. You could apply this idea to other, perhaps using their RD signals. This way, generating an RD signal to activate the lock-step-detect clear would not affect the synchronization inputs.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Schmitt trigger zero crossing detector
help diagnose stator
variable 0 to 300 volts regulated power
self made data logger
TUNED-COLLECTOR ARMSTRONG OSCILLATOR
IN8510 and power motor driver circuit composed of DAC7520
380MHz RF2175 linear amplifier circuit diagram



Top