Hardware histogram speeds ADC test


Posted on Nov 21, 2012

The circuit of Figure 1 shows how you can configure a FIFO memory, a static SRAM, and a bus register to generate fast hardware histograms for linearity tests and still allow straight data acquisition for other tests. The main purpose of the FIFO memory is to collect data at the speed of the DUT (device under test), because, with all the data-swapping that occurs during the histogram routine, the cycle is slower than the DUT.






Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Decibel-o-meter and white noise generator
Headphone Buffer Amplifier
Outband descrambler
Differential-instrumentation-amplifier
Ac-To-Dc Converter
LWDAQ Driver (A2037) Manual
Resistor change
low side mosfet drive circuits and 23
Power management integrated circuit LTC3554
DUAL TESLA COIL



Top