Deglitching Techniques for High-Voltage R-2R DACs


Posted on Apr 10, 2012

In an R-2R DAC design with supply voltages exceeding ±5V, large voltage glitches (up to 1.5V) can occur during the DAC`s major-carry transitions. These glitches can propagate through the output buffer amplifier and appear at output. The slewing of the level shifters that control the top (VREF+) and bottom (VREF-) single-pole double-throw switches (S0 to SN) causes the glitches (Figure 1).






Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

LED Christmas Star
Whistle Switch Circuit
Solar Mailbox project
Long-range high-frequency transistor FM transmitter circuit diagram
A bedside lamp delay circuit
1Hz clock signal generator circuit
Pure CL B amplifier circuit



Top