8-Digit up-down counter


Posted on Jul 15, 2012

This circuit shows how to cascade counters and retain correct leading zero blanking. The NAND gate detects whether a digit is active since one of the two segments a or b is active on any unblanked number. The flip flop is clocked by the least significant digit of the high order counter, and if this digit is not blanked.


8-Digit up-down counter
Click here to download the full size of the above Circuit.

the Q output of the flip flop goes high and turns on the npn transistor, thereby inhibiting leading zero blanking on the low order counter.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Clock using a Hard Drive
Triangle-square wave oscillator
MOSFET Driver circuits
The switching power supply for electrocar based on UC3842 is designed
The R2 Single Sideband Direct Conversion Receiver
video signal amplifier using with lh0024
simple optical switch
FET audio mixer circuit
Port-O-Rotary



Top