Clock multiplier circumvents PLL


Posted on Apr 5, 2012

Using a standard PLL circuit, such as the CMOS 4046B with some passive components, is a well-known way to design a clock multiplier. Unfortunately, using a PLL in a digital circuit has two disadvantages: It takes a long time for the circuit to reach a stable output frequency, and the frequency-drift compensation has a complex design.






Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

ALKALINE CHARGER
Complementary lighting control
Battery Saver Circuit Circuit
DIY Sound Activated LightsCircuit
Increase Regulator Voltage Output Schematic Diagram
555 (TLC555) Relay Driver Circuit
long range fm transmitter circuit
ATV Repeater System Exciter
4-Bit Analogue to Digital Converter
High-power motor control circuit summary



Top