Delay line eases Spice dead-time generation


Posted on Oct 31, 2012

Generating complementary clock signals in a Spice simulation is an easy task. However, this task gets much harder if you need to introduce some dead time into the signals. This difficulty is especially true when you`re dealing with a variable-pulse-width-modulated switching cycle. In fact, you need to insert a dead-time interval between the switching of any two power devices in series, such as bridge or half-bridge designs that use MOSFETs and switch-mode power supplies and that implement synchronous rectification.






Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

FM transmitter with two 2N3904
Simple Lcd Display Power Supply
120 vac lamp dimmer
phone cut circuit
Crystal Microphone Preamplifier
EM4294 13.56MHz Crypto Analogue Front End Circuit For High Secure RFID Communication
Digital-Circuits
Yves OESCH HB9DTX Transceivers modifications
A typical laptop power adapter circuit
Bank the Chamber of Secrets to prevent security wireless transmitter circuit diagram
Geiger–Müller meter circuit project



Top