Sample and hold


Posted on Nov 17, 2012

The JFETs, Ql and Q2, provide complete buffering to Cl, the sample and hold capacitor. During sample, Ql is turned on and provides a path, rds(on), for charging Cl. During hold, Ql is turned off, thus leaving Ql Id (< 100 pA) and Q2 Igss (< 100 pA) as the only discharge paths


Sample and hold
Click here to download the full size of the above Circuit.

Q2 serves a buffering function so feedback to the LM101 and output current are supplied from its source.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

HV regulator with foldback current limiting
Ambient Power Module
12V Car Battery Charger circuit
Generator circuit
nixie clock
3 LED battery monitor circuit
Audio amplifier power supply design
Channel Imbalance in DAC
Q-Switch Driver
How To Build A Simple Alarm Control Keypad
Only one-way operation of the automatic control circuit of the motor
Switching power supply from the high-speed switching power supply controller M62213FP



Top